Discussion of the next generation of DDR memory has been aflutter in recent months as manufacturers have been showcasing a wide variety of test vehicles ahead of a full product launch. Platforms that plan to use DDR5 are also fast approaching, with an expected debut on the enterprise side before slowly trickling down to consumer. As with all these things, development comes in stages: memory controllers, interfaces, electrical equivalent testing IP, and modules. It’s that final stage that SK Hynix is launching today, or at least the chips that go into these modules.

DDR5 is the next stage of platform memory for use in the majority of major compute platforms. The specification (as released in July 2020) brings the main voltage down from 1.2 V to 1.1 V, increases the maximum silicon die density by a factor 4, doubles the maximum data rate, doubles the burst length, and doubles the number of bank groups. Simply put, the JEDEC DDR specifications allows for a 128 GB unbuffered module running at DDR5-6400. RDIMMs and LRDIMMs should be able to go much higher, power permitting.

JEDEC DDR Generations
Max Die Density 64 Gbit 16 Gbit 4 Gbit 32 Gbit
Max UDIMM Size
128 GB 32 GB 8 GB N/A
Max Data Rate 6.4 Gbps 3.2 Gbps 1.6 Gbps 6.4Gbps
Channels per Module 2 1 1 1
Total Width
64-bits 64-bits 16-bits
(Per Group)
4 4 8 16
Bank Groups 8/4 4/2 1 4
Burst Length BL16 BL8 BL8 BL16
Voltage (Vdd) 1.1v 1.2v 1.5v 1.05v
Vddq 1.1v 1.2v 1.5v 0.5v

There are four angles in the world of DDR that everyone involved in the specification wants to iterate on. Capacity is the obvious one, but also memory bandwidth plays a key role in performance scaling of common multi-core workloads in the large core-count servers we are seeing. The other two are power (an obvious goal), and the other is latency, another key metric for performance.

With DDR5, one of the major changes to help drive this is the way the memory is seen by the system. Rather than being a single 64-bit data channel per module, DDR5 is seen as two 32-bit data channels per module (or 40 bits in ECC). The burst length has doubled, meaning that each 32-bit channel will still deliver 64 bytes per operation, but can do so in a more interleaved fashion. That means the standard ‘two 64-bit channel DDR4’ system will morph into a ‘quad 32-bit channel DDR5’ arrangement, although each memory stick provides a total of 64-bits but in a more controllable way. This also makes doubling the data rate, a key element in increasing peak bandwidth, easier, as well as a finer-grained bank refresh feature, which allows for asynchronous operations on the memory while it is in use, reducing latency.

Voltage regulation is also being moved from the motherboard to the memory module, allowing the module to regulate its own needs. We already saw DDR4 adopt a per-chip Vdroop control, but this takes the whole idea a stage further for tighter power control and management. It also puts power management in the hands of the module vendor rather than the motherboard manufacturer, allowing the module manufacturer to size up what is required for faster memory – it will be interesting to see how different firmware cope with non-JEDEC standard gaming memory that will undoubtedly go above specification.

SK Hynix’s announcement today is that they are ready to start shipping DDR5 ECC memory to module manufacturers – specifically 16 gigabit dies built on its 1Ynm process that support DDR5-4800 to DDR5-5600 at 1.1 volts. With the right packaging technology (such as 3D TSV), SK Hynix says that partners can build 256 GB LRDIMMs. Additional binning of the chips for better-than-JEDEC speeds will have to be done by the module manufacturers themselves. SK Hynix also appears to have its own modules, specifically 32GB and 64GB RDIMMs at DDR5-4800, and has previously promised to offer memory up to DDR5-8400.

SK Hynix has not provided information of the sub-timings of these modules. The JEDEC specification defines three different modes for DDR5-4800:

  • DDR5-4800A: 34-34-34
  • DDR5-4800B: 40-40-40
  • DDR5-4800C: 42-42-42

It is unclear which one of these that SK Hynix is using. The module says '4800E', however that appears to just be part of the module naming, as the JEDEC specification doesn't go beyond a CL value of 42 for DDR5-4800.

For bandwidth, other memory manufacturers have quoted that for the theoretical 38.4 GB/s that each module of DDR5-4800 can bring, they are already seeing effective numbers in the 32 GB/s range. This is above the effective 20-25 GB/s per channel that we are seeing on DDR4-3200 today. Other memory manufacturers have already announced that they are sampling DDR5 with customers since the beginning of the year.

As part of the announcement, it was interesting to see Intel as one of the lead partners for these modules. Intel has committed to enabling DDR5 on its Sapphire Rapids Xeon processor platform, due for initial launch in late 2021/2022. AMD was not mentioned with the announcement, and neither were any Arm partners.

SK Hynix quotes that DDR5 is expected to be 10% of the global market in 2022, increasing to 43% in 2024. The intersection point for consumer platforms is somewhat blurred at this point, as we’re probably only half-way through (or less than half) of the DDR4 cycle. Traditionally we expect a cost interception between old and new technology when they are equal in market share, however the additional costs in voltage regulation that DDR5 requires is likely to drive up module costs – scaling from standard power delivery on JEDEC modules up to a beefier solution on the overclocked modules. It should however make motherboards cheaper in that regard.

Source: SK hynix

Related Reading


Comments Locked


View All Comments

  • haukionkannel - Tuesday, October 6, 2020 - link

    Noup... it depend more on the base clock. Aka clocspeed before multiplications. Because most ddr4 now have 200hz bace clock (ddr4 3200) and these new ddr5 have 150hz base clock it means that infinity fabric will run slower. It gets better when we get ddr5 that has higher bace clock... to the certain limit. For ddr4 the optimum is ddr4 3600 or 3776 depending on how good your cpus memory contollers is.
  • back2future - Tuesday, October 6, 2020 - link

    Can somebody guess what's the amount of installed/produced DDR3, DDR4 ram modules that have been produced/sold until now?
    DDR3: Q1/2014 had ~6 billion Gbits to Q4/2016 ~3.3 billion Gb shipped (top 7.3 billion Gb ~Q1/Q2 2015)
    DDR4: Q1/2014 no recognizable market share to Q4/2016 ~6.6 billion Gb shipped (Q3/2016 higher market share than DDR3: 4 bGbits_DDR3 : 5.2 bGbits_DDR4)
    (source https://www.statista.com/statistics/781334/worldwi...
    DDR5: ?
  • back2future - Tuesday, October 6, 2020 - link

    Full amount is on several billion GB (including mobile memory share was ~15 billion Gbits 10 years ago, 2010), means that 8GB RDIMM memory modules that are ~2W for a total of about few GW power addition every year ( but minus the amount of replaced older memory modules, that needed higher power / capacity )?
  • nand_guy - Tuesday, October 6, 2020 - link

    Is this announcement significantly different from Micron's announcement 3 months ago?
    Or this one a few days ago:
    Micron Technology is at the Forefront of the DDR5 Revolution
    1 Oct 2020
    In January 2020, Micron announced its roll-out of DDR5 RDIMM samples. In July 2020, JEDEC (the global standards organization for the electronics industry) published its widely-anticipated JESD79-5 DDR5 SDRAM standard. Because of their experience with the technicalities of the new DRAM and their engagement with the new standards, companies like Micron, Cadence, Montage, Rambus, Renesas and Synopsys exist at the nexus of market demands and technical development. With the TEP, this group of businesses will work hand-in-hand with channel partners like distributors, value-added resellers, and OEMs as they develop new products using this new tech.

    DDR5 is the most technologically advanced DRAM to date. Built off of Micron’s industry-leading 1znm process technology, DDR5 delivers an over 85% increase in memory performance. The key to this advancement is memory density - DDR5 has double that of its predecessor DDR4. In this infographic, see how DRAM has experienced exponential increases in speed over time, and how DDR5 is the best yet.
    continues at https://www.arrow.com/en/research-and-events/artic...
  • Tomatotech - Tuesday, October 6, 2020 - link

    I'm struggling a bit to understand the DDR5 memory layout. Just to check, the dual bank design doesn't mean ATX motherboards will move to 8 RAM slots and ITX motherboards will move to 4 RAM slots?
  • Spunjji - Wednesday, October 7, 2020 - link

    Nope - that division is at the module level.
  • Santoval - Sunday, October 11, 2020 - link

    There is an error in your table. The bus width of LPDDR5 is not 16-bits but 32-bits (2x16-bits), just like LPDDR4/LPDDR4X.
  • certifyalldm - Monday, October 12, 2020 - link

    cosair is playing well in its business too. acquiring more companies. this will be great for company's future. i think they have a big image in their business head. companies like google and semrush and more have very tough exams. you can shoose to prepare for them here https://answerout.com
  • dotes12 - Tuesday, October 13, 2020 - link

    I assume that even though 1 stick of DDR5 memory has 2 channels, that only means that your typical desktop CPU with 2 memory channels will be able to run in dual channel memory mode when only 1 memory stick is installed. I highly doubt desktop CPUs are going to double the number of memory channels they have from 2 to 4 to actually take advantage of this, it's simply for OEM system builders to finally say they have dual channel memory even though they only put 1 memory stick in the motherboard.
  • supdawgwtfd - Saturday, October 17, 2020 - link

    That's not how it works at all...

    The Memory controller sticks to 2 channel.

    The RAM is 2 internal channels so that it is easier to have the higher clock speeds.

    It's output is still a single channel as far as the IMC is concerned.

Log in

Don't have an account? Sign up now